banner_page

SN74ACT374DWR

4.5V~5.5V 160MHz 8 Bit D-Type Flip Flop DUAL 74ACT374 20 Pins 4μA 74ACT Series 20-SOIC (0.295, 7.50mm Width)


  • Manufacturer: Texas Instruments
  • Nocochips NO: 815-SN74ACT374DWR
  • Package: 20-SOIC (0.295, 7.50mm Width)
  • Datasheet: PDF
  • Stock: 124
  • Description: 4.5V~5.5V 160MHz 8 Bit D-Type Flip Flop DUAL 74ACT374 20 Pins 4μA 74ACT Series 20-SOIC (0.295, 7.50mm Width)(Kg)

Details

Tags

Parameters
Output Type Tri-State, Non-Inverted
Operating Supply Voltage 5V
Number of Elements 1
Polarity Non-Inverting
Power Supplies 5V
Number of Circuits 8
Load Capacitance 50pF
Number of Ports 2
Output Current 24mA
Number of Bits 8
Clock Frequency 160MHz
Propagation Delay 12.5 ns
Turn On Delay Time 8.5 ns
Family ACT
Logic Function D-Type, Flip-Flop
Current - Quiescent (Iq) 4μA
Current - Output High, Low 24mA 24mA
Max I(ol) 0.024 A
Max Propagation Delay @ V, Max CL 8.5ns @ 5V, 50pF
Trigger Type Positive Edge
Input Capacitance 4.5pF
Power Supply Current-Max (ICC) 0.04mA
Number of Input Lines 3
Count Direction UNIDIRECTIONAL
Clock Edge Trigger Type Positive Edge
Max Frequency@Nom-Sup 90000000Hz
Height 2.65mm
Length 12.8mm
Width 7.5mm
Thickness 2.35mm
Radiation Hardening No
RoHS Status ROHS3 Compliant
Lead Free Lead Free
Factory Lead Time 1 Week
Lifecycle Status ACTIVE (Last Updated: 6 days ago)
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 20-SOIC (0.295, 7.50mm Width)
Number of Pins 20
Weight 500.709277mg
Operating Temperature -40°C~85°C TA
Packaging Tape & Reel (TR)
Series 74ACT
JESD-609 Code e4
Pbfree Code yes
Part Status Active
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 20
ECCN Code EAR99
Type D-Type
Terminal Finish Nickel/Palladium/Gold (Ni/Pd/Au)
Subcategory FF/Latches
Packing Method TR
Technology CMOS
Voltage - Supply 4.5V~5.5V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Supply Voltage 5V
Base Part Number 74ACT374
Function Standard

SN74ACT374DWR Overview


In the form of 20-SOIC (0.295, 7.50mm Width), it has been packaged. There is an embedded version in the package Tape & Reel (TR). In the configuration, Tri-State, Non-Invertedis used as the output. This trigger is configured to use Positive Edge. Surface Mountis occupied by this electronic component. A 4.5V~5.5Vsupply voltage is required for it to operate. A temperature of -40°C~85°C TAis considered to be the operating temperature. This logic flip flop is classified as type D-Type. JK flip flop is a part of the 74ACTseries of FPGAs. There should be no greater frequency than 160MHzon its output. D latch consists of 1 elements. As a result, it consumes 4μA quiescent current and is not affected by external forces. A total of 20 terminations have been made. Members of the 74ACT374family make up this object. Power is provided by a 5V supply. A 4.5pFfarad input capacitance is provided by this T flip flop. Electronic devices of this type belong to the ACTfamily. It is mounted by the way of Surface Mount. 20pins are included in its design. It has a clock edge trigger type of Positive Edge. This device has the base part number FF/Latches. This flip flop is designed with 8 Bits. To achieve this superior flexibility, 8 circuits are used. Due to its reliability, this T flip flop is well suited for TR. The D latch operates on 5V volts. This D flip flop is equipped with 0 ports. If high efficiency is desired, the supply voltage should be kept at 5V. Featuring the maximum design flexibility, it has an output current of 24mA . Currently, there are 3 input lines present.

SN74ACT374DWR Features


Tape & Reel (TR) package
74ACT series
20 pins
8 Bits
5V power supplies

SN74ACT374DWR Applications


There are a lot of Texas Instruments SN74ACT374DWR Flip Flops applications.

  • Frequency Dividers
  • Matched Rise and Fall
  • Event Detectors
  • Balanced 24 mA output drivers
  • Single Down Count-Control Line
  • High Performance Logic for test systems
  • Safety Clamp
  • Instrumentation
  • Dynamic threshold performance
  • Registers

Write a review

Note: HTML is not translated!
    Bad           Good