banner_page

SY10EL51ZI

-4.75V~-5.5V 2.8GHz D-Type Flip Flop 10EL51 29mA 10EL Series 8-SOIC (0.154, 3.90mm Width)


  • Manufacturer: Microchip Technology
  • Nocochips NO: 536-SY10EL51ZI
  • Package: 8-SOIC (0.154, 3.90mm Width)
  • Datasheet: PDF
  • Stock: 566
  • Description: -4.75V~-5.5V 2.8GHz D-Type Flip Flop 10EL51 29mA 10EL Series 8-SOIC (0.154, 3.90mm Width)(Kg)

Details

Tags

Parameters
Mounting Type Surface Mount
Package / Case 8-SOIC (0.154, 3.90mm Width)
Supplier Device Package 8-SOIC
Operating Temperature -40°C~85°C TA
Packaging Tube
Published 2006
Series 10EL
Part Status Discontinued
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Type D-Type
Voltage - Supply -4.75V~-5.5V
Base Part Number 10EL51
Function Reset
Output Type Differential
Number of Elements 1
Clock Frequency 2.8GHz
Current - Quiescent (Iq) 29mA
Number of Bits per Element 1
Trigger Type Positive, Negative
RoHS Status Non-RoHS Compliant

SY10EL51ZI Overview


As a result, it is packaged as 8-SOIC (0.154, 3.90mm Width). There is an embedded version in the package Tube. T flip flop is configured with an output of Differential. It is configured with a trigger that uses Positive, Negative. There is an electrical part that is mounted in the way of Surface Mount. The JK flip flop operates at a voltage of -4.75V~-5.5V. It is at -40°C~85°C TAdegrees Celsius that the system is operating. This D latch has the type D-Type. FPGAs belonging to the 10ELseries contain this type of chip. You should not exceed 2.8GHzin the output frequency of the device. D latch consists of 1 elements. As a result, it consumes 29mA of quiescent current without being affected by external factors. D latch belongs to the 10EL51 family.

SY10EL51ZI Features


Tube package
10EL series

SY10EL51ZI Applications


There are a lot of Microchip Technology SY10EL51ZI Flip Flops applications.

  • Load Control
  • Power down protection
  • Bounce elimination switch
  • Memory
  • Registers
  • Data Synchronizers
  • Parallel data storage
  • 2 – Bit synchronous counter
  • High Performance Logic for test systems
  • Latch

Write a review

Note: HTML is not translated!
    Bad           Good